

ECE 310

Project 1 Report: 8x8 Dadda Multiplier

Mason Deal

February 17, 2026

Abstract

Efficient binary multiplication is essential in digital systems where performance and delays directly impacts speed. This project showcases the design and gate-level implementation of an 8x8 Dadda multiplier using Verilog. The architecture reduces partial products using half adders and full adders before performing a final carry-propagate addition with a ripple carry adder. This staged reduction minimizes the number of sequential carry operations and is constructed from basic logic gates and verified using a simulation testbench that applied boundary, worst-case, and random input combinations. All test cases produced correct products, confirming accuracy and proper carry propagation through the system. The results demonstrate that the Dadda reduction technique provides a fast solution for 8x8 binary multiplication while maintaining relatively straightforward hardware implementation.

1 Introduction, Background, and Theory

Binary multiplication is a crucial arithmetic operation used in digital signal processing, embedded processors, parallel computing, and computer architecture. Because multiplication requires the generation and summation of many partial products, simple implementations can suffer from large propagation delays and excessive hardware usage if computed linearly. Efficient multiplier architectures are therefore critical for improving overall system performance.

One such architecture is the Dadda multiplier, which minimizes the number of reduction stages while preserving fast carry-save addition. In this project, an 8x8 Dadda multiplier was designed and implemented at the gate level using half adders, full adders, and a 16-bit ripple carry adder. The design demonstrates hierarchical construction, starting from basic logic gates to an efficient and optimized multiplier. Functional verification was performed through simulation to validate correctness and evaluate behavior across representative test cases.

1.1 Binary Multiplication

Binary multiplication follows the same process as decimal multiplication. Each bit of one operand multiplies every bit of the other operand to form partial products. For two n-bit numbers, this produces n shifted partial-product rows, which are all added together to compute a final product. The primary design challenge is efficiently summing these rows. However, using simple binary addition tools such as half adders, full adders, and ripple-carry adders can maintain simplicity while optimizing for efficiency if calculations are done in parallel.

1.2 Half Adder Gate Composition

The half adder is the simplest combinational circuit used to add two single-bit inputs. It produces a sum and carry output.

$$S = A \oplus B \tag{1}$$

$$C = A \cdot B \tag{2}$$

Half adders are commonly used in partial-product reduction where no carry-in is present.




Figure 1: Logic diagram of Half Adder. [1]

1.3 Full Adder Gate Composition

A full adder extends the half adder by including a carry-in input, allowing addition of three single-bit values.

In particular, the sum output follows the relation

$$S = A \oplus B \oplus Cin \quad (3)$$

and the carry output follows

$$Cout = AB + Cin(A \oplus B) \quad (4)$$

Full adders are the primary building blocks for multi-bit addition and are heavily used in multiplier reduction stages to compress three bits into two outputs (a sum and carry).




Figure 2: Logic diagram of Full Adder. [2]

1.4 Ripple Carry Adder

Multi-bit binary addition is achieved by cascading multiple full adders, where the carry-out of each stage feeds the carry-in of the next higher-order stage. This process repeats until all of the individual input bits are all added. Finally, the final carry out becomes the most significant bit. The ripple carry adder is used at the end of the Dadda reduction process to combine the final products and sums into the final answer.




Figure 3: Diagram of 4x4 Ripple Carry Adder. [3]

1.5 Dadda Multiplier

The Dadda multiplier is a tree-based multiplier that reduces partial products using a minimal number of reduction stages. Depending on the height of the partial product columns, full adders and half adders are used for reduction.

1. **Partial Product Generation:** Each bit of the multiplied numbers compute a binary AND operation with each other, creating a matrix of partial products.
2. **Height Target:** Each stage defines a maximum height that the columns of partial products can reach. This limit is defined by:

$$d_{k+1} = \lceil 1.5 \times d_k \rceil, d_1 = 2 \quad (5)$$

3. **Stage Reduction:** Within each stage:
 - Groups of three bits are reduced using full adders
 - Groups of two bits are reduced using half adders
 - Carries are moved to the next column towards the LSB
4. **Final Addition:** After the reductions to a height of 2, the final rows are combined using any binary adder, such as a ripple-carry-adder.




Figure 4: Dot reduction of a 8x8 Dadda multiplier. [4]

2 Results & Analysis

2.1 Code Structure

The 8x8 Dadda multiplier was implemented and verified through testbench simulation. The design followed the Dadda reduction strategy, in which partial products are compressed through multiple carry stages before a final ripple-carry addition. The reduction procedure used in this work follows the Dadda multiplier method described in lecture and on Wikipedia. Simulation was performed using a testbench that compared the hardware output to the expected arithmetic product computed with Verilog's built-in multiplication operator. To view the output, the waveform generated from the testbench was examined and the hexadecimal outputs were checked with the known product. No mismatches or

unwired (X) values were observed during testing.

The multiplier was constructed from the following basic gate-level modules:

- Half Adder (HA) using XOR and AND gates
- Full Adder (FA) using XOR/AND/OR gates
- 16-bit Ripple Carry Adder (RCA) for final addition
- 4-stage 8x8 Dadda reduction algorithm

This modular structure simplified debugging and allowed each module to be validated independently before system integration.

```

122 // Stage 1:
123 wire FS1, FS2, FS3, FC1, FC2, FC3;
124 wire HS1, HS2, HS3, HC1, HC2, HC3;
125
126 HA HA1 (.A(P[0][6]), .B(P[1][5]), .S(HS1), .Cout(HC1));
127 FA FA1 (.A(P[2][5]), .B(P[0][7]), .Cin(P[1][6]), .S(FS1), .Cout(FC1));
128 HA HA2 (.A(P[3][6]), .B(P[4][3]), .S(HS2), .Cout(HC2));
129 FA FA2 (.A(P[1][7]), .B(P[2][6]), .Cin(P[3][5]), .S(FS2), .Cout(FC2));
130 HA HA3 (.A(P[4][4]), .B(P[5][3]), .S(HS3), .Cout(HC3));
131 FA FA3 (.A(P[2][7]), .B(P[3][6]), .Cin(P[4][5]), .S(FS3), .Cout(FC3));
132
133 // Stage 2:
134
135 wire FS4, FS5, FS6, FS7, FS8, FS9, FS10, FS11, FS12, FS13, FS14, FS15,
136 FC4, FC5, FC6, FC7, FC8, FC9, FC10, FC11, FC12, FC13, FC14, FC15;
137 wire HS4, HS5, HC4, HC5;
138
139 HA HA4 (.A(P[0][4]), .B(P[1][3]), .S(HS4), .Cout(HC4));
140 FA FA4 (.A(P[0][5]), .B(P[1][4]), .Cin(P[2][3]), .S(FS4), .Cout(FC4));
141 HA HA5 (.A(P[3][2]), .B(P[4][1]), .S(HS5), .Cout(HC5));
142 FA FA5 (.A(HS1), .B(P[2][4]), .Cin(P[3][3]), .S(FS5), .Cout(FC5));
143 FA FA6 (.A(P[4][2]), .B(P[5][1]), .Cin(P[6][0]), .S(FS6), .Cout(FC6));
144 FA FA7 (.A(HC1), .B(FS1), .Cin(HS2), .S(FS7), .Cout(FC7));
145 FA FA8 (.A(P[5][2]), .B(P[6][1]), .Cin(P[7][0]), .S(FS8), .Cout(FC8));
146 FA FA9 (.A(HC2), .B(FC1), .Cin(FS2), .S(FS9), .Cout(FC9));
147 FA FA10 (.A(HS3), .B(P[6][2]), .Cin(P[7][1]), .S(FS10), .Cout(FC10));
148 FA FA11 (.A(HC3), .B(FC2), .Cin(FS3), .S(FS11), .Cout(FC11));
149 FA FA12 (.A(P[5][4]), .B(P[6][3]), .Cin(P[7][2]), .S(FS12), .Cout(FC12));
150 FA FA13 (.A(FC3), .B(P[3][7]), .Cin(P[4][6]), .S(FS13), .Cout(FC13));
151 FA FA14 (.A(P[5][5]), .B(P[6][4]), .Cin(P[7][3]), .S(FS14), .Cout(FC14));
152 FA FA15 (.A(P[4][7]), .B(P[5][6]), .Cin(P[6][5]), .S(FS15), .Cout(FC15));
153
154 // Stage 3:
155 wire HS6, HC6;
156 wire FS16, FS17, FS18, FS19, FS20, FS21, FS22, FS23, FS24,
157 FC16, FC17, FC18, FC19, FC20, FC21, FC22, FC23, FC24;
158
159 HA HA6 (.A(P[0][3]), .B(P[1][2]), .S(HS6), .Cout(HC6));
160 FA FA16 (.A(HS4), .B(P[2][2]), .Cin(P[3][1]), .S(FS16), .Cout(FC16));
161 FA FA17 (.A(HC4), .B(FS4), .Cin(HS5), .S(FS17), .Cout(FC17));
162 FA FA18 (.A(HC5), .B(FC4), .Cin(FS5), .S(FS18), .Cout(FC18));
163 FA FA19 (.A(FC6), .B(FC5), .Cin(FS7), .S(FS19), .Cout(FC19));
164 FA FA20 (.A(FC8), .B(FC7), .Cin(FS9), .S(FS20), .Cout(FC20));

```

Figure 5: Code for stage 1-3 reductions.

The partial products were generated using a two-dimensional AND gate array. These bits were then grouped by weight and reduced using half and full adders according to Dadda's height limits. Carries were forwarded diagonally to the next column, encouraging carry behavior and preventing long propagation chains and delays during intermediate stages.

During the simulation, intermediate signals confirmed that each stage successfully reduced column heights:

- Stage 1–4 progressively compressed the partial-product matrix
- Each full adder reduced three bits to two
- Each half adder reduced two bits to two
- Carries propagated only between adjacent columns

Because carry propagation was deferred until the final stage, addition occurred in parallel. This significantly reduced delay compared to a standard adder approach, which scales linearly with ever increasing bits. After Stage 4, only two rows remained. These were connected to the 16-bit ripple carry adder for the final sum.

```

Dadda8x8_tb.v x Dadda8x8.v x
G:/My Drive/2025-2026/Spring 2026/ECE-310/Project 1/project_1/project_1

230
231 // Weight 9 (2^9)
232 buf(add_A[9], FS31);
233 buf(add_B[9], FC30);
234
235 // Weight 10 (2^10)
236 buf(add_A[10], FS32);
237 buf(add_B[10], FC31);
238
239 // Weight 11 (2^11)
240 buf(add_A[11], FS33);
241 buf(add_B[11], FC32);
242
243 // Weight 12 (2^12)
244 buf(add_A[12], FS34);
245 buf(add_B[12], FC33);
246
247 // Weight 13 (2^13)
248 buf(add_A[13], FS35);
249 buf(add_B[13], FC34);
250
251 // Weight 14 (2^14)
252 buf(add_A[14], PP[7][7]);
253 buf(add_B[14], FC35);
254
255 // MSB/Overflow
256 buf(add_A[15], 1'b0);
257 buf(add_B[15], 1'b0);
258

```

Figure 6: Code for ripple-carry addition of final products.

```

258
259
260 // Ripple adder
261
262 RCA adder (
263     .A(add_A),
264     .B(add_B),
265     .S(sum),
266     .Cout(c_out)
267 );
268
269
270 buf(prod[0], sum[0]);
271 buf(prod[1], sum[1]);
272 buf(prod[2], sum[2]);
273 buf(prod[3], sum[3]);
274 buf(prod[4], sum[4]);
275 buf(prod[5], sum[5]);
276 buf(prod[6], sum[6]);
277 buf(prod[7], sum[7]);
278 buf(prod[8], sum[8]);
279 buf(prod[9], sum[9]);
280 buf(prod[10], sum[10]);
281 buf(prod[11], sum[11]);
282 buf(prod[12], sum[12]);
283 buf(prod[13], sum[13]);
284 buf(prod[14], sum[14]);
285 buf(prod[15], sum[15]);
286
287 endmodule

```

Figure 7: Code for final buffer of final RCA sum to Dadda output.

2.2 Testing & Results

All tested cases produced correct results, confirming both functional correctness and proper carry propagation across all reduction stages and the final ripple carry adder.

Input A	Input B	Product	
0	55	0	255
123	0	0	
1	255	0	
255	1	255	
2	4	8	
8	16	128	
255	255	65025	
127	127	16129	
170	85	14450	
37	91	3367	

Table 1: Vivado testbench results.

A variety of different test cases were used to ensure proper functionality across the following conditions:

1. Zero Property
2. Identity Property
3. Powers of two
4. Alternating binary bit patterns
5. Overflow/carry propagation case
6. Random test cases




Figure 8: Waveform testbench output.

Waveform inspection further confirmed output behavior. Partial products appeared immediately after input changes, reduction signals were accurate, and the final ripple carry adder resolved the last carry propagation successfully when applicable. The stage reduction gate-level implementation also provided educational insight into how complex digital systems can be constructed from simple logic components. Overall, the simulation results confirm that the multiplier is both functionally correct and structurally consistent with Dadda reduction theory.

2.3 Initial Design Error and Debugging Process

Although the final implementation functioned correctly, the initial design produced consistently incorrect products. Early results exhibited systematic errors, including outputs that were scaled by factors of two or four, reversed bit orders, or shifted values. At first, these discrepancies suggested minor wiring or indexing mistakes. However, repeated debugging of individual signals did not resolve the issue, indicating that the problem was architectural and flawed in design rather than minor.

Upon revisiting the theory of Dadda reduction, it became clear that the partial-product placement was fundamentally incorrect. In the Verilog implementation, `prod[0]` represents the least significant bit (LSB), and therefore lower-weight partial products must align toward the lower-index columns of the reduction tree. In the original design, the partial products were arranged in the opposite orientation, effectively mirroring the entire partial-product matrix about the center column. This caused carries and sums to propagate in incorrect directions, leading to widespread and non-intuitive output errors.

Figure 9 shows a sketch of the original Stage 1 layout. The mirrored arrangement misaligned bit weights, so the reduction network combined signals corresponding to different significance levels. As a result, even though individual adders operated correctly, the overall arithmetic result was incorrect.




Figure 9: Initial Stage 1 design with incorrectly mirrored partial-product placement.

After correcting the orientation of the partial products and realigning each column with its proper binary weight, the reduction stages behaved as expected. Carries propagated diagonally toward higher significance bits, and the final ripple carry adder produced the correct product for all test cases. The corrected design is shown in Figure 10.




Figure 10: Corrected Stage 1 design with properly aligned partial products.

This debugging process emphasized how in tree-based multipliers, correct bit-weight alignment is just as critical as the correctness of individual adders. Even a fully functional reduction network will fail if partial products are not positioned correctly.

3 Conclusions

In this project, an 8×8 Dadda multiplier was successfully designed, implemented, and verified at the gate level. The multiplier was built using half adders, full adders, and a ripple carry adder at the end, reinforcing the concept that complex arithmetic circuits can be constructed from simple combinational logic gates. Partial products were generated using AND gates and compressed through multiple reduction stages utilizing the Dadda reduction system, resulting in only two final rows that were summed using a carry-propagate adder. Simulation results confirmed correct functionality for a few tested input cases, including zero values, powers of two, carry propagation overflow, alternating bit patterns, and random cases. No incorrect outputs or unknown states were observed.

The project highlights the effectiveness of tree-based reduction techniques for high-performance multiplication and provides practical experience in structural hardware design, modular development, and verification. Future improvements could include replacing the ripple carry adder with a faster carry-lookahead or Kogge-Stone adder, optimizing the design for larger bit widths, or using dataflow or behavioral-level modeling for better code efficiency.

References

- [1] Build Electronic Circuits, “Half adder circuit diagram and truth table,” n.d. Accessed: 2026-02-17.
- [2] Build Electronic Circuits, “Full adder circuit diagram and truth table,” n.d. Accessed: 2026-02-17.
- [3] All Things VLSI, “4-bit ripple carry adder,” 2013. Accessed: 2026-02-17.
- [4] Wikipedia contributors, “Dadda multiplier,” 2025. Accessed: 2026-02-17.

This report was compiled using L^AT_EX .